drivers/gpu/drm/amd/amdgpu/psp_v10_0.c - linux - Git at Google

 /*
  * Copyright 2016 Advanced Micro Devices, Inc.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a
  * copy of this software and associated documentation files (the "Software"),
  * to deal in the Software without restriction, including without limitation
  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  * and/or sell copies of the Software, and to permit persons to whom the
  * Software is furnished to do so, subject to the following conditions:
  *
  * The above copyright notice and this permission notice shall be included in
  * all copies or substantial portions of the Software.
  *
  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  * OTHER DEALINGS IN THE SOFTWARE.
  *
  * Author: Huang Rui
  *
  */

 #include <linux/firmware.h>
 #include "amdgpu.h"
 #include "amdgpu_psp.h"
 #include "amdgpu_ucode.h"
 #include "soc15_common.h"
 #include "psp_v10_0.h"

 #include "mp/mp_10_0_offset.h"
 #include "gc/gc_9_1_offset.h"
 #include "sdma0/sdma0_4_1_offset.h"

 MODULE_FIRMWARE("amdgpu/raven_asd.bin");

 static int
 psp_v10_0_get_fw_type(struct amdgpu_firmware_info *ucode, enum psp_gfx_fw_type *type)
 {
 	switch(ucode->ucode_id) {
 	case AMDGPU_UCODE_ID_SDMA0:
 		*type = GFX_FW_TYPE_SDMA0;
 		break;
 	case AMDGPU_UCODE_ID_SDMA1:
 		*type = GFX_FW_TYPE_SDMA1;
 		break;
 	case AMDGPU_UCODE_ID_CP_CE:
 		*type = GFX_FW_TYPE_CP_CE;
 		break;
 	case AMDGPU_UCODE_ID_CP_PFP:
 		*type = GFX_FW_TYPE_CP_PFP;
 		break;
 	case AMDGPU_UCODE_ID_CP_ME:
 		*type = GFX_FW_TYPE_CP_ME;
 		break;
 	case AMDGPU_UCODE_ID_CP_MEC1:
 		*type = GFX_FW_TYPE_CP_MEC;
 		break;
 	case AMDGPU_UCODE_ID_CP_MEC1_JT:
 		*type = GFX_FW_TYPE_CP_MEC_ME1;
 		break;
 	case AMDGPU_UCODE_ID_CP_MEC2:
 		*type = GFX_FW_TYPE_CP_MEC;
 		break;
 	case AMDGPU_UCODE_ID_CP_MEC2_JT:
 		*type = GFX_FW_TYPE_CP_MEC_ME2;
 		break;
 	case AMDGPU_UCODE_ID_RLC_G:
 		*type = GFX_FW_TYPE_RLC_G;
 		break;
 	case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL:
 		*type = GFX_FW_TYPE_RLC_RESTORE_LIST_CNTL;
 		break;
 	case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM:
 		*type = GFX_FW_TYPE_RLC_RESTORE_LIST_GPM_MEM;
 		break;
 	case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM:
 		*type = GFX_FW_TYPE_RLC_RESTORE_LIST_SRM_MEM;
 		break;
 	case AMDGPU_UCODE_ID_SMC:
 		*type = GFX_FW_TYPE_SMU;
 		break;
 	case AMDGPU_UCODE_ID_UVD:
 		*type = GFX_FW_TYPE_UVD;
 		break;
 	case AMDGPU_UCODE_ID_VCE:
 		*type = GFX_FW_TYPE_VCE;
 		break;
 	case AMDGPU_UCODE_ID_VCN:
 		*type = GFX_FW_TYPE_VCN;
 		break;
 	case AMDGPU_UCODE_ID_MAXIMUM:
 	default:
 		return -EINVAL;
 	}

 	return 0;
 }

 static int psp_v10_0_init_microcode(struct psp_context *psp)
 {
 	struct amdgpu_device *adev = psp->adev;
 	const char *chip_name;
 	char fw_name[30];
 	int err = 0;
 	const struct psp_firmware_header_v1_0 *hdr;

 	DRM_DEBUG("\n");

 	switch (adev->asic_type) {
 	case CHIP_RAVEN:
 		chip_name = "raven";
 		break;
 	default: BUG();
 	}

 	snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_asd.bin", chip_name);
 	err = request_firmware(&adev->psp.asd_fw, fw_name, adev->dev);
 	if (err)
 		goto out;

 	err = amdgpu_ucode_validate(adev->psp.asd_fw);
 	if (err)
 		goto out;

 	hdr = (const struct psp_firmware_header_v1_0 *)adev->psp.asd_fw->data;
 	adev->psp.asd_fw_version = le32_to_cpu(hdr->header.ucode_version);
 	adev->psp.asd_feature_version = le32_to_cpu(hdr->ucode_feature_version);
 	adev->psp.asd_ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes);
 	adev->psp.asd_start_addr = (uint8_t *)hdr +
 				le32_to_cpu(hdr->header.ucode_array_offset_bytes);

 	return 0;
 out:
 	if (err) {
 		dev_err(adev->dev,
 			"psp v10.0: Failed to load firmware \"%s\"\n",
 			fw_name);
 		release_firmware(adev->psp.asd_fw);
 		adev->psp.asd_fw = NULL;
 	}

 	return err;
 }

 static int psp_v10_0_prep_cmd_buf(struct amdgpu_firmware_info *ucode,
 				  struct psp_gfx_cmd_resp *cmd)
 {
 	int ret;
 	uint64_t fw_mem_mc_addr = ucode->mc_addr;

 	memset(cmd, 0, sizeof(struct psp_gfx_cmd_resp));

 	cmd->cmd_id = GFX_CMD_ID_LOAD_IP_FW;
 	cmd->cmd.cmd_load_ip_fw.fw_phy_addr_lo = lower_32_bits(fw_mem_mc_addr);
 	cmd->cmd.cmd_load_ip_fw.fw_phy_addr_hi = upper_32_bits(fw_mem_mc_addr);
 	cmd->cmd.cmd_load_ip_fw.fw_size = ucode->ucode_size;

 	ret = psp_v10_0_get_fw_type(ucode, &cmd->cmd.cmd_load_ip_fw.fw_type);
 	if (ret)
 		DRM_ERROR("Unknown firmware type\n");

 	return ret;
 }

 static int psp_v10_0_ring_init(struct psp_context *psp,
 			       enum psp_ring_type ring_type)
 {
 	int ret = 0;
 	struct psp_ring *ring;
 	struct amdgpu_device *adev = psp->adev;

 	ring = &psp->km_ring;

 	ring->ring_type = ring_type;

 	/* allocate 4k Page of Local Frame Buffer memory for ring */
 	ring->ring_size = 0x1000;
 	ret = amdgpu_bo_create_kernel(adev, ring->ring_size, PAGE_SIZE,
 				      AMDGPU_GEM_DOMAIN_VRAM,
 				      &adev->firmware.rbuf,
 				      &ring->ring_mem_mc_addr,
 				      (void **)&ring->ring_mem);
 	if (ret) {
 		ring->ring_size = 0;
 		return ret;
 	}

 	return 0;
 }

 static int psp_v10_0_ring_create(struct psp_context *psp,
 				 enum psp_ring_type ring_type)
 {
 	int ret = 0;
 	unsigned int psp_ring_reg = 0;
 	struct psp_ring *ring = &psp->km_ring;
 	struct amdgpu_device *adev = psp->adev;

 	/* Write low address of the ring to C2PMSG_69 */
 	psp_ring_reg = lower_32_bits(ring->ring_mem_mc_addr);
 	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, psp_ring_reg);
 	/* Write high address of the ring to C2PMSG_70 */
 	psp_ring_reg = upper_32_bits(ring->ring_mem_mc_addr);
 	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, psp_ring_reg);
 	/* Write size of ring to C2PMSG_71 */
 	psp_ring_reg = ring->ring_size;
 	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_71, psp_ring_reg);
 	/* Write the ring initialization command to C2PMSG_64 */
 	psp_ring_reg = ring_type;
 	psp_ring_reg = psp_ring_reg << 16;
 	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, psp_ring_reg);

 	/* There might be handshake issue with hardware which needs delay */
 	mdelay(20);

 	/* Wait for response flag (bit 31) in C2PMSG_64 */
 	ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
 			   0x80000000, 0x8000FFFF, false);

 	return ret;
 }

 static int psp_v10_0_ring_stop(struct psp_context *psp,
 			       enum psp_ring_type ring_type)
 {
 	int ret = 0;
 	struct psp_ring *ring;
 	unsigned int psp_ring_reg = 0;
 	struct amdgpu_device *adev = psp->adev;

 	ring = &psp->km_ring;

 	/* Write the ring destroy command to C2PMSG_64 */
 	psp_ring_reg = 3 << 16;
 	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, psp_ring_reg);

 	/* There might be handshake issue with hardware which needs delay */
 	mdelay(20);

 	/* Wait for response flag (bit 31) in C2PMSG_64 */
 	ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
 			   0x80000000, 0x80000000, false);

 	return ret;
 }

 static int psp_v10_0_ring_destroy(struct psp_context *psp,
 				  enum psp_ring_type ring_type)
 {
 	int ret = 0;
 	struct psp_ring *ring = &psp->km_ring;
 	struct amdgpu_device *adev = psp->adev;

 	ret = psp_v10_0_ring_stop(psp, ring_type);
 	if (ret)
 		DRM_ERROR("Fail to stop psp ring\n");

 	amdgpu_bo_free_kernel(&adev->firmware.rbuf,
 			      &ring->ring_mem_mc_addr,
 			      (void **)&ring->ring_mem);

 	return ret;
 }

 static int psp_v10_0_cmd_submit(struct psp_context *psp,
 				struct amdgpu_firmware_info *ucode,
 				uint64_t cmd_buf_mc_addr, uint64_t fence_mc_addr,
 				int index)
 {
 	unsigned int psp_write_ptr_reg = 0;
 	struct psp_gfx_rb_frame * write_frame = psp->km_ring.ring_mem;
 	struct psp_ring *ring = &psp->km_ring;
 	struct psp_gfx_rb_frame *ring_buffer_start = ring->ring_mem;
 	struct psp_gfx_rb_frame *ring_buffer_end = ring_buffer_start +
 		ring->ring_size / sizeof(struct psp_gfx_rb_frame) - 1;
 	struct amdgpu_device *adev = psp->adev;
 	uint32_t ring_size_dw = ring->ring_size / 4;
 	uint32_t rb_frame_size_dw = sizeof(struct psp_gfx_rb_frame) / 4;

 	/* KM (GPCOM) prepare write pointer */
 	psp_write_ptr_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67);

 	/* Update KM RB frame pointer to new frame */
 	if ((psp_write_ptr_reg % ring_size_dw) == 0)
 		write_frame = ring_buffer_start;
 	else
 		write_frame = ring_buffer_start + (psp_write_ptr_reg / rb_frame_size_dw);
 	/* Check invalid write_frame ptr address */
 	if ((write_frame < ring_buffer_start) || (ring_buffer_end < write_frame)) {
 		DRM_ERROR("ring_buffer_start = %p; ring_buffer_end = %p; write_frame = %p\n",
 			  ring_buffer_start, ring_buffer_end, write_frame);
 		DRM_ERROR("write_frame is pointing to address out of bounds\n");
 		return -EINVAL;
 	}

 	/* Initialize KM RB frame */
 	memset(write_frame, 0, sizeof(struct psp_gfx_rb_frame));

 	/* Update KM RB frame */
 	write_frame->cmd_buf_addr_hi = upper_32_bits(cmd_buf_mc_addr);
 	write_frame->cmd_buf_addr_lo = lower_32_bits(cmd_buf_mc_addr);
 	write_frame->fence_addr_hi = upper_32_bits(fence_mc_addr);
 	write_frame->fence_addr_lo = lower_32_bits(fence_mc_addr);
 	write_frame->fence_value = index;

 	/* Update the write Pointer in DWORDs */
 	psp_write_ptr_reg = (psp_write_ptr_reg + rb_frame_size_dw) % ring_size_dw;
 	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67, psp_write_ptr_reg);

 	return 0;
 }

 static int
 psp_v10_0_sram_map(struct amdgpu_device *adev,
 		   unsigned int *sram_offset, unsigned int *sram_addr_reg_offset,
 		   unsigned int *sram_data_reg_offset,
 		   enum AMDGPU_UCODE_ID ucode_id)
 {
 	int ret = 0;

 	switch(ucode_id) {
 /* TODO: needs to confirm */
 #if 0
 	case AMDGPU_UCODE_ID_SMC:
 		*sram_offset = 0;
 		*sram_addr_reg_offset = 0;
 		*sram_data_reg_offset = 0;
 		break;
 #endif

 	case AMDGPU_UCODE_ID_CP_CE:
 		*sram_offset = 0x0;
 		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_ADDR);
 		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_DATA);
 		break;

 	case AMDGPU_UCODE_ID_CP_PFP:
 		*sram_offset = 0x0;
 		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_ADDR);
 		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_DATA);
 		break;

 	case AMDGPU_UCODE_ID_CP_ME:
 		*sram_offset = 0x0;
 		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_ADDR);
 		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_DATA);
 		break;

 	case AMDGPU_UCODE_ID_CP_MEC1:
 		*sram_offset = 0x10000;
 		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_ADDR);
 		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA);
 		break;

 	case AMDGPU_UCODE_ID_CP_MEC2:
 		*sram_offset = 0x10000;
 		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_ADDR);
 		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_DATA);
 		break;

 	case AMDGPU_UCODE_ID_RLC_G:
 		*sram_offset = 0x2000;
 		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR);
 		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
 		break;

 	case AMDGPU_UCODE_ID_SDMA0:
 		*sram_offset = 0x0;
 		*sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR);
 		*sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA);
 		break;

 /* TODO: needs to confirm */
 #if 0
 	case AMDGPU_UCODE_ID_SDMA1:
 		*sram_offset = ;
 		*sram_addr_reg_offset = ;
 		break;

 	case AMDGPU_UCODE_ID_UVD:
 		*sram_offset = ;
 		*sram_addr_reg_offset = ;
 		break;

 	case AMDGPU_UCODE_ID_VCE:
 		*sram_offset = ;
 		*sram_addr_reg_offset = ;
 		break;
 #endif

 	case AMDGPU_UCODE_ID_MAXIMUM:
 	default:
 		ret = -EINVAL;
 		break;
 	}

 	return ret;
 }

 static bool psp_v10_0_compare_sram_data(struct psp_context *psp,
 					struct amdgpu_firmware_info *ucode,
 					enum AMDGPU_UCODE_ID ucode_type)
 {
 	int err = 0;
 	unsigned int fw_sram_reg_val = 0;
 	unsigned int fw_sram_addr_reg_offset = 0;
 	unsigned int fw_sram_data_reg_offset = 0;
 	unsigned int ucode_size;
 	uint32_t *ucode_mem = NULL;
 	struct amdgpu_device *adev = psp->adev;

 	err = psp_v10_0_sram_map(adev, &fw_sram_reg_val, &fw_sram_addr_reg_offset,
 				&fw_sram_data_reg_offset, ucode_type);
 	if (err)
 		return false;

 	WREG32(fw_sram_addr_reg_offset, fw_sram_reg_val);

 	ucode_size = ucode->ucode_size;
 	ucode_mem = (uint32_t *)ucode->kaddr;
 	while (!ucode_size) {
 		fw_sram_reg_val = RREG32(fw_sram_data_reg_offset);

 		if (*ucode_mem != fw_sram_reg_val)
 			return false;

 		ucode_mem++;
 		/* 4 bytes */
 		ucode_size -= 4;
 	}

 	return true;
 }


 static int psp_v10_0_mode1_reset(struct psp_context *psp)
 {
 	DRM_INFO("psp mode 1 reset not supported now! \n");
 	return -EINVAL;
 }

 static const struct psp_funcs psp_v10_0_funcs = {
 	.init_microcode = psp_v10_0_init_microcode,
 	.prep_cmd_buf = psp_v10_0_prep_cmd_buf,
 	.ring_init = psp_v10_0_ring_init,
 	.ring_create = psp_v10_0_ring_create,
 	.ring_stop = psp_v10_0_ring_stop,
 	.ring_destroy = psp_v10_0_ring_destroy,
 	.cmd_submit = psp_v10_0_cmd_submit,
 	.compare_sram_data = psp_v10_0_compare_sram_data,
 	.mode1_reset = psp_v10_0_mode1_reset,
 };

 void psp_v10_0_set_psp_funcs(struct psp_context *psp)
 {
 	psp->funcs = &psp_v10_0_funcs;
 }
	/*
	* Copyright 2016 Advanced Micro Devices, Inc.
	*
	* Permission is hereby granted, free of charge, to any person obtaining a
	* copy of this software and associated documentation files (the "Software"),
	* to deal in the Software without restriction, including without limitation
	* the rights to use, copy, modify, merge, publish, distribute, sublicense,
	* and/or sell copies of the Software, and to permit persons to whom the
	* Software is furnished to do so, subject to the following conditions:
	*
	* The above copyright notice and this permission notice shall be included in
	* all copies or substantial portions of the Software.
	*
	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
	* OTHER DEALINGS IN THE SOFTWARE.
	*
	* Author: Huang Rui
	*
	*/

	#include <linux/firmware.h>
	#include "amdgpu.h"
	#include "amdgpu_psp.h"
	#include "amdgpu_ucode.h"
	#include "soc15_common.h"
	#include "psp_v10_0.h"

	#include "mp/mp_10_0_offset.h"
	#include "gc/gc_9_1_offset.h"
	#include "sdma0/sdma0_4_1_offset.h"

	MODULE_FIRMWARE("amdgpu/raven_asd.bin");

	static int
	psp_v10_0_get_fw_type(struct amdgpu_firmware_info ucode, enum psp_gfx_fw_type type)
	{
	switch(ucode->ucode_id) {
	case AMDGPU_UCODE_ID_SDMA0:
	*type = GFX_FW_TYPE_SDMA0;
	break;
	case AMDGPU_UCODE_ID_SDMA1:
	*type = GFX_FW_TYPE_SDMA1;
	break;
	case AMDGPU_UCODE_ID_CP_CE:
	*type = GFX_FW_TYPE_CP_CE;
	break;
	case AMDGPU_UCODE_ID_CP_PFP:
	*type = GFX_FW_TYPE_CP_PFP;
	break;
	case AMDGPU_UCODE_ID_CP_ME:
	*type = GFX_FW_TYPE_CP_ME;
	break;
	case AMDGPU_UCODE_ID_CP_MEC1:
	*type = GFX_FW_TYPE_CP_MEC;
	break;
	case AMDGPU_UCODE_ID_CP_MEC1_JT:
	*type = GFX_FW_TYPE_CP_MEC_ME1;
	break;
	case AMDGPU_UCODE_ID_CP_MEC2:
	*type = GFX_FW_TYPE_CP_MEC;
	break;
	case AMDGPU_UCODE_ID_CP_MEC2_JT:
	*type = GFX_FW_TYPE_CP_MEC_ME2;
	break;
	case AMDGPU_UCODE_ID_RLC_G:
	*type = GFX_FW_TYPE_RLC_G;
	break;
	case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL:
	*type = GFX_FW_TYPE_RLC_RESTORE_LIST_CNTL;
	break;
	case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM:
	*type = GFX_FW_TYPE_RLC_RESTORE_LIST_GPM_MEM;
	break;
	case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM:
	*type = GFX_FW_TYPE_RLC_RESTORE_LIST_SRM_MEM;
	break;
	case AMDGPU_UCODE_ID_SMC:
	*type = GFX_FW_TYPE_SMU;
	break;
	case AMDGPU_UCODE_ID_UVD:
	*type = GFX_FW_TYPE_UVD;
	break;
	case AMDGPU_UCODE_ID_VCE:
	*type = GFX_FW_TYPE_VCE;
	break;
	case AMDGPU_UCODE_ID_VCN:
	*type = GFX_FW_TYPE_VCN;
	break;
	case AMDGPU_UCODE_ID_MAXIMUM:
	default:
	return -EINVAL;
	}

	return 0;
	}

	static int psp_v10_0_init_microcode(struct psp_context *psp)
	{
	struct amdgpu_device *adev = psp->adev;
	const char *chip_name;
	char fw_name[30];
	int err = 0;
	const struct psp_firmware_header_v1_0 *hdr;

	DRM_DEBUG("\n");

	switch (adev->asic_type) {
	case CHIP_RAVEN:
	chip_name = "raven";
	break;
	default: BUG();
	}

	snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_asd.bin", chip_name);
	err = request_firmware(&adev->psp.asd_fw, fw_name, adev->dev);
	if (err)
	goto out;

	err = amdgpu_ucode_validate(adev->psp.asd_fw);
	if (err)
	goto out;

	hdr = (const struct psp_firmware_header_v1_0 *)adev->psp.asd_fw->data;
	adev->psp.asd_fw_version = le32_to_cpu(hdr->header.ucode_version);
	adev->psp.asd_feature_version = le32_to_cpu(hdr->ucode_feature_version);
	adev->psp.asd_ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes);
	adev->psp.asd_start_addr = (uint8_t *)hdr +
	le32_to_cpu(hdr->header.ucode_array_offset_bytes);

	return 0;
	out:
	if (err) {
	dev_err(adev->dev,
	"psp v10.0: Failed to load firmware \"%s\"\n",
	fw_name);
	release_firmware(adev->psp.asd_fw);
	adev->psp.asd_fw = NULL;
	}

	return err;
	}

	static int psp_v10_0_prep_cmd_buf(struct amdgpu_firmware_info *ucode,
	struct psp_gfx_cmd_resp *cmd)
	{
	int ret;
	uint64_t fw_mem_mc_addr = ucode->mc_addr;

	memset(cmd, 0, sizeof(struct psp_gfx_cmd_resp));

	cmd->cmd_id = GFX_CMD_ID_LOAD_IP_FW;
	cmd->cmd.cmd_load_ip_fw.fw_phy_addr_lo = lower_32_bits(fw_mem_mc_addr);
	cmd->cmd.cmd_load_ip_fw.fw_phy_addr_hi = upper_32_bits(fw_mem_mc_addr);
	cmd->cmd.cmd_load_ip_fw.fw_size = ucode->ucode_size;

	ret = psp_v10_0_get_fw_type(ucode, &cmd->cmd.cmd_load_ip_fw.fw_type);
	if (ret)
	DRM_ERROR("Unknown firmware type\n");

	return ret;
	}

	static int psp_v10_0_ring_init(struct psp_context *psp,
	enum psp_ring_type ring_type)
	{
	int ret = 0;
	struct psp_ring *ring;
	struct amdgpu_device *adev = psp->adev;

	ring = &psp->km_ring;

	ring->ring_type = ring_type;

	/* allocate 4k Page of Local Frame Buffer memory for ring */
	ring->ring_size = 0x1000;
	ret = amdgpu_bo_create_kernel(adev, ring->ring_size, PAGE_SIZE,
	AMDGPU_GEM_DOMAIN_VRAM,
	&adev->firmware.rbuf,
	&ring->ring_mem_mc_addr,
	(void **)&ring->ring_mem);
	if (ret) {
	ring->ring_size = 0;
	return ret;
	}

	return 0;
	}

	static int psp_v10_0_ring_create(struct psp_context *psp,
	enum psp_ring_type ring_type)
	{
	int ret = 0;
	unsigned int psp_ring_reg = 0;
	struct psp_ring *ring = &psp->km_ring;
	struct amdgpu_device *adev = psp->adev;

	/* Write low address of the ring to C2PMSG_69 */
	psp_ring_reg = lower_32_bits(ring->ring_mem_mc_addr);
	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, psp_ring_reg);
	/* Write high address of the ring to C2PMSG_70 */
	psp_ring_reg = upper_32_bits(ring->ring_mem_mc_addr);
	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, psp_ring_reg);
	/* Write size of ring to C2PMSG_71 */
	psp_ring_reg = ring->ring_size;
	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_71, psp_ring_reg);
	/* Write the ring initialization command to C2PMSG_64 */
	psp_ring_reg = ring_type;
	psp_ring_reg = psp_ring_reg << 16;
	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, psp_ring_reg);

	/* There might be handshake issue with hardware which needs delay */
	mdelay(20);

	/* Wait for response flag (bit 31) in C2PMSG_64 */
	ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
	0x80000000, 0x8000FFFF, false);

	return ret;
	}

	static int psp_v10_0_ring_stop(struct psp_context *psp,
	enum psp_ring_type ring_type)
	{
	int ret = 0;
	struct psp_ring *ring;
	unsigned int psp_ring_reg = 0;
	struct amdgpu_device *adev = psp->adev;

	ring = &psp->km_ring;

	/* Write the ring destroy command to C2PMSG_64 */
	psp_ring_reg = 3 << 16;
	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, psp_ring_reg);

	/* There might be handshake issue with hardware which needs delay */
	mdelay(20);

	/* Wait for response flag (bit 31) in C2PMSG_64 */
	ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),
	0x80000000, 0x80000000, false);

	return ret;
	}

	static int psp_v10_0_ring_destroy(struct psp_context *psp,
	enum psp_ring_type ring_type)
	{
	int ret = 0;
	struct psp_ring *ring = &psp->km_ring;
	struct amdgpu_device *adev = psp->adev;

	ret = psp_v10_0_ring_stop(psp, ring_type);
	if (ret)
	DRM_ERROR("Fail to stop psp ring\n");

	amdgpu_bo_free_kernel(&adev->firmware.rbuf,
	&ring->ring_mem_mc_addr,
	(void **)&ring->ring_mem);

	return ret;
	}

	static int psp_v10_0_cmd_submit(struct psp_context *psp,
	struct amdgpu_firmware_info *ucode,
	uint64_t cmd_buf_mc_addr, uint64_t fence_mc_addr,
	int index)
	{
	unsigned int psp_write_ptr_reg = 0;
	struct psp_gfx_rb_frame * write_frame = psp->km_ring.ring_mem;
	struct psp_ring *ring = &psp->km_ring;
	struct psp_gfx_rb_frame *ring_buffer_start = ring->ring_mem;
	struct psp_gfx_rb_frame *ring_buffer_end = ring_buffer_start +
	ring->ring_size / sizeof(struct psp_gfx_rb_frame) - 1;
	struct amdgpu_device *adev = psp->adev;
	uint32_t ring_size_dw = ring->ring_size / 4;
	uint32_t rb_frame_size_dw = sizeof(struct psp_gfx_rb_frame) / 4;

	/* KM (GPCOM) prepare write pointer */
	psp_write_ptr_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67);

	/* Update KM RB frame pointer to new frame */
	if ((psp_write_ptr_reg % ring_size_dw) == 0)
	write_frame = ring_buffer_start;
	else
	write_frame = ring_buffer_start + (psp_write_ptr_reg / rb_frame_size_dw);
	/* Check invalid write_frame ptr address */
	if ((write_frame < ring_buffer_start) \|\| (ring_buffer_end < write_frame)) {
	DRM_ERROR("ring_buffer_start = %p; ring_buffer_end = %p; write_frame = %p\n",
	ring_buffer_start, ring_buffer_end, write_frame);
	DRM_ERROR("write_frame is pointing to address out of bounds\n");
	return -EINVAL;
	}

	/* Initialize KM RB frame */
	memset(write_frame, 0, sizeof(struct psp_gfx_rb_frame));

	/* Update KM RB frame */
	write_frame->cmd_buf_addr_hi = upper_32_bits(cmd_buf_mc_addr);
	write_frame->cmd_buf_addr_lo = lower_32_bits(cmd_buf_mc_addr);
	write_frame->fence_addr_hi = upper_32_bits(fence_mc_addr);
	write_frame->fence_addr_lo = lower_32_bits(fence_mc_addr);
	write_frame->fence_value = index;

	/* Update the write Pointer in DWORDs */
	psp_write_ptr_reg = (psp_write_ptr_reg + rb_frame_size_dw) % ring_size_dw;
	WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67, psp_write_ptr_reg);

	return 0;
	}

	static int
	psp_v10_0_sram_map(struct amdgpu_device *adev,
	unsigned int sram_offset, unsigned int sram_addr_reg_offset,
	unsigned int *sram_data_reg_offset,
	enum AMDGPU_UCODE_ID ucode_id)
	{
	int ret = 0;

	switch(ucode_id) {
	/* TODO: needs to confirm */
	#if 0
	case AMDGPU_UCODE_ID_SMC:
	*sram_offset = 0;
	*sram_addr_reg_offset = 0;
	*sram_data_reg_offset = 0;
	break;
	#endif

	case AMDGPU_UCODE_ID_CP_CE:
	*sram_offset = 0x0;
	*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_ADDR);
	*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_DATA);
	break;

	case AMDGPU_UCODE_ID_CP_PFP:
	*sram_offset = 0x0;
	*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_ADDR);
	*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_DATA);
	break;

	case AMDGPU_UCODE_ID_CP_ME:
	*sram_offset = 0x0;
	*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_ADDR);
	*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_DATA);
	break;

	case AMDGPU_UCODE_ID_CP_MEC1:
	*sram_offset = 0x10000;
	*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_ADDR);
	*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA);
	break;

	case AMDGPU_UCODE_ID_CP_MEC2:
	*sram_offset = 0x10000;
	*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_ADDR);
	*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_DATA);
	break;

	case AMDGPU_UCODE_ID_RLC_G:
	*sram_offset = 0x2000;
	*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR);
	*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
	break;

	case AMDGPU_UCODE_ID_SDMA0:
	*sram_offset = 0x0;
	*sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR);
	*sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA);
	break;

	/* TODO: needs to confirm */
	#if 0
	case AMDGPU_UCODE_ID_SDMA1:
	*sram_offset = ;
	*sram_addr_reg_offset = ;
	break;

	case AMDGPU_UCODE_ID_UVD:
	*sram_offset = ;
	*sram_addr_reg_offset = ;
	break;

	case AMDGPU_UCODE_ID_VCE:
	*sram_offset = ;
	*sram_addr_reg_offset = ;
	break;
	#endif

	case AMDGPU_UCODE_ID_MAXIMUM:
	default:
	ret = -EINVAL;
	break;
	}

	return ret;
	}

	static bool psp_v10_0_compare_sram_data(struct psp_context *psp,
	struct amdgpu_firmware_info *ucode,
	enum AMDGPU_UCODE_ID ucode_type)
	{
	int err = 0;
	unsigned int fw_sram_reg_val = 0;
	unsigned int fw_sram_addr_reg_offset = 0;
	unsigned int fw_sram_data_reg_offset = 0;
	unsigned int ucode_size;
	uint32_t *ucode_mem = NULL;
	struct amdgpu_device *adev = psp->adev;

	err = psp_v10_0_sram_map(adev, &fw_sram_reg_val, &fw_sram_addr_reg_offset,
	&fw_sram_data_reg_offset, ucode_type);
	if (err)
	return false;

	WREG32(fw_sram_addr_reg_offset, fw_sram_reg_val);

	ucode_size = ucode->ucode_size;
	ucode_mem = (uint32_t *)ucode->kaddr;
	while (!ucode_size) {
	fw_sram_reg_val = RREG32(fw_sram_data_reg_offset);

	if (*ucode_mem != fw_sram_reg_val)
	return false;

	ucode_mem++;
	/* 4 bytes */
	ucode_size -= 4;
	}

	return true;
	}


	static int psp_v10_0_mode1_reset(struct psp_context *psp)
	{
	DRM_INFO("psp mode 1 reset not supported now! \n");
	return -EINVAL;
	}

	static const struct psp_funcs psp_v10_0_funcs = {
	.init_microcode = psp_v10_0_init_microcode,
	.prep_cmd_buf = psp_v10_0_prep_cmd_buf,
	.ring_init = psp_v10_0_ring_init,
	.ring_create = psp_v10_0_ring_create,
	.ring_stop = psp_v10_0_ring_stop,
	.ring_destroy = psp_v10_0_ring_destroy,
	.cmd_submit = psp_v10_0_cmd_submit,
	.compare_sram_data = psp_v10_0_compare_sram_data,
	.mode1_reset = psp_v10_0_mode1_reset,
	};

	void psp_v10_0_set_psp_funcs(struct psp_context *psp)
	{
	psp->funcs = &psp_v10_0_funcs;
	}